
ICS84314-02
700MHZ, CRYSTAL-TO-3.3V/2.5V LVPECL FREQUENCY SYNTHESIZER W/FANOUT BUFFER
IDT / ICS 3.3V/2.5V LVPECL FREQUENCY SYNTHESIZER
4
ICS84314AY-02 REV. A MARCH 24, 2009
Function Tables
Table 3A. Parallel and Serial Mode Function Table
NOTE:L = LOW
H = HIGH
X = Don’t care
↑ = Rising edge transition
↓ = Falling edge transition
Table 3B. Programmable VCO Frequency Function Table (NOTE 1)
NOTE 1: These M divide values and the resulting frequencies correspond to crystal or TEST_CLK input frequency of 16MHz.
Inputs
Conditions
MR
nP_LOAD
M
S_LOAD
S_CLOCK
S_DATA
H
X
Reset. Forces Qx outputs LOW, nQx outputs HIGH.
L
Data
X
Data on M inputs passed directly to the M divider.
L
↑
Data
L
X
Data is latched into input registers and remains loaded until
next LOW transition or until a serial event occurs.
LH
X
L
↑
Data
Serial input mode. Shift register is loaded with data on
S_DATA on each rising edge of S_CLOCK.
LH
X
↑
LData
Contents of the shift register are passed to the M divider and
N output divider.
LH
X
↓
L
Data
M divider and N output divider values are latched.
L
H
X
L
X
Parallel or serial input does not affect shift registers.
LH
X
H
↑
Data
S_DATA passed directly to M divider as it is clocked.
VCO Frequency
(MHz)
M Divide
256
128
64
32
16
8421
M8
M7
M6
M5
M4
M3
M2
M1
M0
250
125
001111101
252
126
001111110
254
127
001111111
256
128
010000000
696
348
101011100
698
349
101011101
700
350
101011110